$20 Bonus + 25% OFF
Securing Higher Grades Costing Your Pocket? Book Your Assignment at The Lowest Price Now!


Discuss about the Made of Semiconductors ?

Answer :


Normal processors can generally perform operations on operands more efficiently as compared to main memories located within computers. However, this outcome does not mean that large capacity memories cannot perform operations in similar fashions as processors. In fact, memories (made of semiconductors) can perform at high speeds compared to normal processors, however, the cost implications for their performance is much too high hence the choice of processors. Moreover, for operand operations, main memories must be fitted with semiconductor components that work at high speeds which again increases the cost even further. Therefore, to bridge the gap between high-speed processors and main memories, a memory block(s) known as cache are fitted between the processors and the main memories (UMD, 2001).

Cache memory is, therefore, a high-speed memory that bridges the gap developed between the variations in processor and main memory speeds. Furthermore, the same facility is used to store addresses that are frequently used by the main memory. In general, the overall idea behind cache memory is similar to that of virtual memories where some portions of the main memory (which acts at low speeds) are stored within a high-speed location (cache) in duplicate format. This outcome leads to an efficient system that will always pass memory requests to the cache memory before escalating them to the main memory (UMD, 2001).

Consider an example where an application request a certain arithmetic operation, this request is first passed to the cache memory if the necessary operands and addresses are available the cache executes this operation. However, if it fails to respond, the operation is forwarded to the main memory (Dandamudi, 2003). Nevertheless, cache memories should never be confused with virtual memories as they have high speeds requirements as compared to virtual memories. However, they both depend on the correlation of address references which means their differences stem from implementation procedures.

Cache Memory’s Major Components

Memory Components

Cache memory avails frequently used data to the processors, this functionality is achieved through its building blocks that develop small memory sections known as the primary cache (Level 1 cache). Primary cache is built within the processor such as the central processing unit (CPU) having a small memory size typically within the range of 2 kilobytes to 64 kilobytes. In addition to the primary cache, the secondary cache (Level 2 cache) is then developed within a memory location located in close proximities to the CPU. On most occasions, the level 2 cache is hosted within a memory card but will have a direct connection to the processor. Furthermore, the use of level 2 cache is normally regulated by the L2 controller a specific circuit found on the motherboard of a computer. Moreover, its size (level 2 cache) will range between 256 KB to 2MB depending on the processor's size (Nicolast, 2011).

In addition to these levels is the Level 3 cache that is typically used to improve the overall performance of level 1 and level 2 caches. In general, level 3 caches are specialised memory locations that are significantly slower to level 1 and 2 caches. However, as compared to other memory locations they are significantly faster, for instance, they are known to have double the speeds of random access memory (RAM). Moreover, most modern multi-processor computers will have L1 and L2 caches within each processor core but will have a common L3 cache shared amongst the processors. Furthermore, because it’s meant to improve operations, any instruction directed to it is automatically elevated to a higher tier i.e. L1 or L2 cache (Rouse, 2017).

                                                                                  Fig: Three level cache configuration

                                                                                           Specialised Cache

Although level 3 cache can be defined as a specialised cache, other caches that perform other operations other than data and instruction cache exist and hold this name. TLB (Translation look side buffer) for instance records both virtual and physical addresses allowing for translation to take place. Moreover, other caches like the disk cache leverage on the functionalities of the RAM and flash memory to offer same services as data caching but at different locations.

Cache organisation and Configurations

Several methods can be used to store data within the cache memory, these methods govern the internal structure of the memory locations. Moreover, the processor uses these structures to reference the address of the main memory location of the data it wants to access. Therefore, a proper organisation is needed to find the appropriate location, a concept known as mapping. This concept must be implemented in the hardware components to facilitate improvements in the operating system.

Three methods are commonly used:

  1. Direct mapping – Similar to a table having many rows but with three columns, direct mapping assigns each block of data to a specific cache location.
  2. Fully associative mapping – Unlike direct mapping where a block mapping is based on pre-defined cache locations, this method allows a block of data to be mapped to any given cache location.
  3. Set Associative mapping – Commonly seen as a compromise between the previous two, this method allows a block to be mapped in a subset of cache locations.


Cache Performance

To outline a cache’s performance, several terms must be defined as their operations determine the functionality of the said system. One, we have the cache hit which is the actual data found in the cache itself. Secondly, we have cache miss which is any data other than that found in the cache memory. Moreover, when a processor loads any data from a given memory into the cache, a delay is exhibited i.e. the miss penalty.

Now, a general approach to quantifying a cache’s performance is to calculate its access time, where this value is given as:

Access time = Hit cost + Miss rate*Miss penalty

Furthermore, since the initial definition of cache memory saw it as a component that bridges the speed between fast and slow memory locations, this estimation can translate into:

Access time = Fast memory access time + miss rate*slow memory access time

(UMD, 2001).

During the design of cache memory a lot of emphases is placed on fast control as well as reducing the size of miss rate, this because the speed of the main memory is always expected to improve with time (i.e. with time and more operations the speed increases). Moreover, the miss rate, an important component of cache design can be classified into three major categories; conflict miss, capacity miss and compulsory miss. Compulsory misses are a mandatory requirement of cache memory as they occur when a new program/data is loaded into the cache for the first time. Capacity misses, on the other hand, occur when the size of the cache is less as compared to the size of the data regardless of the organisation or mapping used. Finally, conflict misses usually occur when the hashing functions (operation mechanisms) operate at a fast rate missing some data. From this definition, it pretty obvious to note the misses that can be easily eradicated thus improving the system’s performance i.e. conflict misses. This objective is achieved using proper hashing functions that match the system design catering for both the fast and slow memory locations (Silvano, 2014).

Application of cache memory to achieve its overall goal

In general, the overall objective of the cache memory is to improve a computer’s performance and having established how its performance is gauged it’s important to highlight how it actually achieves its goal. For a cache memory to improve a computer’s performance, it has two general objectives:

  1. To provide the user with an illusion of using a very large memory that is simultaneously very fast. Remember, a user will use a 1 terabyte hard disk at a very high speed, however, the actual memory location does not achieve these speeds on its own.
  2. To meet the first objective, it provides data to the processors at very high speeds which facilitate a faster frequency of operations.

Now, these objectives are again achieved using the principle of locality of references where the cache continuously refers to used memory locations or data. Two variations of the principle exist; temporary locality where data and even instructions are used in loops if the reference to the memory element exists. Secondly, the spatial locality where a close address is used to refer to the actual memory location or element (Silvano, 2014).

Future trends

In the past several cache memory variations have existed, for instance in some inexpensive computers, the level 3 cache is eliminated and incorporated into other systems. However recent trends have seen a new solution being adopted, a solution that is set to be the future of cache memories. In essence, all the three levels of cache memory are being implemented in the processors which improve the performance. Therefore, in the future users will stop choosing computers based on the motherboard and bus architecture and instead focus on processors having the right cache integration (Rouse, 2017).


Cache memory is an integral part of a computer and without it, the speed gaps between the processors would be so high which would translate into poor performance. A processor is very fast, transferring and loading data at high speeds, however, the main memory is slow at meeting the same functions but an upside to it is that it has a large memory capacity. The cache acts as a liaison between the two enabling the end user to capitalise on the functionalities and benefits of the two components.



Dandamudi. S. (2003). Fundamentals of computer organization and design. Springer. Retrieved 28 March, 2017, from:

Nicolast. (2011). Main memory. Introduction to computer science course. Retrieved 28 March, 2017, from:

Rouse. M. (2017). Cache memory. Tech target. Retrieved 28 March, 2017, from:

Silvano. C. (2014). Introduction to cache memories. Advanced computer architecture. Retrieved 28 March, 2017, from:

UMD. (2011). Introduction to cache memory. Retrieved 28 March, 2017, from:

Download Sample

Get 100% money back after download, simply upload your unique content* of similar no. of pages or more. We verify your content and once successfully verified 100% value credited to your wallet within 7 days.

Upload Unique Document

Document Under Evaluation

Get Credits into Your Wallet

*The content must not be available online or in our existing Database to qualify as unique.

Cite This Work

To export a reference to this article please select a referencing stye below:

My Assignment Help. (2018). Made Of Semiconductors. Retrieved from

"Made Of Semiconductors." My Assignment Help, 2018,

My Assignment Help (2018) Made Of Semiconductors [Online]. Available from:
[Accessed 02 July 2020].

My Assignment Help. 'Made Of Semiconductors' (My Assignment Help, 2018) <> accessed 02 July 2020.

My Assignment Help. Made Of Semiconductors [Internet]. My Assignment Help. 2018 [cited 02 July 2020]. Available from: delivers assignment help to millions of students of USA. We have in-house teams of assignment writers who are experts on wide ranges of subjects. We have appointed teams of native writers who provide assignment help to students in New York City and all over the USA. They are skilled assignment writers who successfully cater to search terms like do my assignment in the USA

Latest It Write Up Samples

ITECH7401 Leadership In IT Project Management

Download : 0 | Pages : 3
  • Course Code: ITECH7401
  • University: Federation University
  • Country: Australia

Answer: Budget Estimate and Financial Analysis The Return on Investment (ROI) is 125.10%, which is higher than the required ROI of twenty-five per cent. Thus, the report concludes that this project will be beneficial Port Fairy Caravan and Camping Park Pty Ltd. Year 0 1 2 3 Total Inflows (Income) 0 90000 130000 150000 370000 Outflows (Expenses) -90000 -2000...

Read More arrow Tags: Australia Riverwood 7 Leadership in IT Project Management Federation University 

MAN6910 Business Process Management

Download : 0 | Pages : 5
  • Course Code: MAN6910
  • University: Edith Cowan University
  • Country: Australia

Answer: Issue register Name of issue Patient waiting too long to register Priority 2 Description When the patients visits the hospital, the new patients are required to be registered first for gaining the treatment in the hospital. Data and assumption Over 20% of the patients who are visiting the hospital are raising the issue of extensive waiting time and longer duration for which treatmen...

Read More arrow Tags: Australia Ashgrove 7 business process management Edith Cowan University 

ITC563 IT Management Issues

Download : 0 | Pages : 10
  • Course Code: ITC563
  • University: Charles Sturt University
  • Country: Australia

Answer: Introduction: In the current aspect the Globex Corporation is a big organization in Australia which has been formed due to the merging of two large regional business which are B T & Sons Farming Equipment and Riverina Precision Farming. Currently, the Globex Corporation is located in three different locations, which are the Albury, Wagga Wagga and Griffith. The Globex Corporation currently handles two types of businesses which are...

Read More arrow Tags: Australia 7 it management issues Charles Sturt University 

ENS2108 Mechanical Science

Download : 0 | Pages : 2
  • Course Code: ENS2108
  • University: Edith Cowan University
  • Country: Australia

Answer: Internet Invention to be commercialized for bringing to the Market Internet is considered as one of the biggest boons of technology and it provides knowledge of technological advancements to its users.  Internet is responsible for providing the most advanced and updated technological products and services to their users. This invention can be commercialized for bringing it to the market by inclusion of different products. One ...

Read More arrow Tags: Australia 7 Mechanical Science Edith Cowan University 

C000105 Bachelor Of Information Technology

Download : 0 | Pages : 12
  • Course Code: C000105
  • University: Macquarie University
  • Country: Australia

Answer: Dark Net The term Dark Net refers to the computing network that uses a unique customized interaction protocol in order to manage the confidentiality of sensitive data. The key concept of Dark Net is to deliver a secure communication network to the companies so that the communication gaps and security problems can be managed. In this era, the rate of cyber-crime is growing quickly and most of the communities worldwide are suffering fro...

Read More arrow Tags: Australia Sydney 7 Bachelor of Information Technology Macquarie University 

Save Time & improve Grade

Just share Requriment and get customize Solution.

We will use e-mail only for:

arrow Communication regarding your orders

arrow To send you invoices, and other billing info

arrow To provide you with information of offers and other benefits




Overall Rating



Our Amazing Features


On Time Delivery

Our writers make sure that all orders are submitted, prior to the deadline.


Plagiarism Free Work

Using reliable plagiarism detection software, only provide customized 100 percent original papers.


24 X 7 Live Help

Feel free to contact our assignment writing services any time via phone, email or live chat.


Services For All Subjects

Our writers can provide you professional writing assistance on any subject at any level.


Best Price Guarantee

Our best price guarantee ensures that the features we offer cannot be matched by any of the competitors.

Our Experts

Assignment writing guide
student rating student rating student rating student rating student rating 5/5

755 Order Completed

95% Response Time

Douglas Cowley

Masters in Finance with Specialization in Audit

Wellington, New Zealand

Hire Me
Assignment writing guide
student rating student rating student rating student rating student rating 5/5

1896 Order Completed

95% Response Time

Herman Berens

MSc in Psychology

London, United Kingdom

Hire Me
Assignment writing guide
student rating student rating student rating student rating student rating 5/5

610 Order Completed

100% Response Time

Cheryl Zhao

PhD in Statistics

Singapore, Singapore

Hire Me
Assignment writing guide
student rating student rating student rating student rating student rating 5/5

234 Order Completed

100% Response Time

Samantha Ji

PhD in Chemistry with Specialization in Organic

Singapore, Singapore

Hire Me

FREE Tools


Plagiarism Checker

Get all your documents checked for plagiarism or duplicacy with us.


Essay Typer

Get different kinds of essays typed in minutes with clicks.


GPA Calculator

Calculate your semester grades and cumulative GPa with our GPA Calculator.


Chemical Equation Balancer

Balance any chemical equation in minutes just by entering the formula.


Word Counter & Page Calculator

Calculate the number of words and number of pages of all your academic documents.

Refer Just 5 Friends to Earn More than $2000

Check your estimated earning as per your ability




Your Approx Earning

Live Review

Our Mission Client Satisfaction

Work clearly captured the differences and benefits of various forecasting methods. I made the right decision for help!


User Id: 383727 - 02 Jul 2020


student rating student rating student rating student rating student rating

at first i got the assignment in different company's name which was supposed to be Bearena pty ltd...i told them about this one and today i have received the same assignment, they have just change the company's is same...not a even single ...


User Id: 410147 - 02 Jul 2020


student rating student rating student rating student rating student rating

Great work, I appreciate such an excellent work. Great APA format and references. I will recommend you to my friends.


User Id: 400631 - 02 Jul 2020


student rating student rating student rating student rating student rating

Was on time .save by the bell.thank you so much.all exams was done. You guys are the best


User Id: 260883 - 02 Jul 2020


student rating student rating student rating student rating student rating
callback request mobile
Have any Query?